Load/Store architectures

- Processors are just a complex collection of digital gates and registers processing electronic signals that can be interpreted in binary form: 1 or 0.
- The instruction decoder takes an instruction and generates (how it does not matter) the necessary signals to perform operations across the different components:
  - load data (bring some data into a register)
  - store data (move data from a register to somewhere else)
  - operate on data (add, shift, compare, etc.)
- When the operations are done on a set of registers rather than directly in memory, the architecture is called a load/store architecture.

Machine code

- Machine code is the binary representation of the instructions understood by the processor (by the instruction decoder in the processor).
- The instruction decoder takes an instruction and generates (how it does not matter) the necessary signals to perform operations across the different components:
  - load data (bring some data into a register)
  - store data (move data from a register to somewhere else)
  - operate on data (add, shift, compare, etc.)
- When the operations are done on a set of registers rather than directly in memory, the architecture is called a load/store architecture.

Load/Store architectures

- Load/Store architectures
  - Processors are just a complex collection of digital gates and registers processing electronic signals that can be interpreted in binary form: 1 or 0.
  - The instruction decoder takes an instruction and generates (how it does not matter) the necessary signals to perform operations across the different components:
    - load data (bring some data into a register)
    - store data (move data from a register to somewhere else)
    - operate on data (add, shift, compare, etc.)
  - When the operations are done on a set of registers rather than directly in memory, the architecture is called a load/store architecture.

Machine code

- Machine code is the binary representation of the instructions understood by the processor (by the instruction decoder in the processor).
- The instruction decoder takes an instruction and generates (how it does not matter) the necessary signals to perform operations across the different components:
  - load data (bring some data into a register)
  - store data (move data from a register to somewhere else)
  - operate on data (add, shift, compare, etc.)
- When the operations are done on a set of registers rather than directly in memory, the architecture is called a load/store architecture.
Assembly language

- Machine code is binary and, therefore, unsuitable for direct manipulation by humans.
- To program at the machine code level, one uses an assembly language. The assembly language is simply a textual representation of machine code plus some syntactic rules that can be interpreted by the assembler. The assembler is the program that takes assembly code as input and produces machine code as output.
- Assembly code is closely tied to the underlying processor architecture. Its basic instruction set is the machine code instruction set of the processor. Each assembler adds a dialect the programmer can use to build real programs in assembly language.

High level programming languages

- Advantages of assembly language:
  - Very efficient
  - Allows to manipulate the hardware almost directly (necessary for writing drivers and low level components of the operating system)
- Disadvantages of assembly language:
  - Machine dependent (the language works on that processor and nowhere else)
  - Programs are cumbersome and cryptic
  - Very repetitive programs
- Higher level languages try to solve these problems by providing better abstractions.

A toy assembly language

LOADA mem - Load register A from memory address mem
LOADB mem - Load register B from memory address mem
CONB con - Load a constant value into register B
SAVEB mem - Save register B to memory address mem
SAVEC mem - Save register C to memory address mem
ADD - Add register A and register B and store the result in register C
SUB - Subtract register A and register B and store the result in register C
MUL - Multiply register A and register B and store the result in register C
DIV - Divide register A and register B and store the result in register C
COM - Compare register A and register B and store result in register test
JUMP addr - Jump to address addr
JEQ addr - Jump if the previous comparison was equal (register test is 0), to address addr
JNEQ addr - Jump if the previous comparison was not equal (register test is 0), to address addr
JG addr - Jump if the comparison is Greater than (result is in register test), to address addr
JLE addr - Jump if Less than or equal (result is in register test), to address addr
STOP - Stop execution

Structure of an assembly program

- Assembly language programs are line-oriented (the assembler translates an assembly program one line at a time). The assembler recognizes four types of lines: empty lines, label definition lines, directive lines, and instruction lines.
  - A line that only has spaces or tabs (i.e., white space) is an empty line. Empty lines are ignored by the assembler.
  - A label definition line consists of a label definition. A label definition consists of an identifier followed by a colon (":"). As in most programming languages, an identifier must start with a letter (or an underscore) and may be followed by any number of letters, underscores, and digits.
  - A directive line consists of an optional label definition, followed by the name of an assembler directive, followed by the arguments for the directive.
  - A directve line consists of an optional label definition, followed by the name of an assembler directive, followed by the arguments for the directive.
  - An instruction line consists of an optional label definition, followed by the name of an operation, followed by the operands.
- Comments within a line begin with the character "!". C-style type of comments (spanning several lines) are allowed using "/* ... */"
Segments and statements

- An assembly program is organized in three segments:
  - Data segment: constants and data necessary for the program
  - Text segment: the instructions of the program
  - BSS segment: (Block Storage Segment or Block Started by Symbol) space for dynamic data and non initialized global variables

- An statement:
  - label: instruction
  - A label is a symbol or a single digit. An instruction is a pseudo-op (assembler directive), synthetic instruction, or instruction.

Internally, an assembly program consists of:

- Hexadecimal (0x...)
- Octal (0...)
- Decimal

Later on we will discuss different systems. However, keep in mind that we will use hexadecimal and octal more often than decimal.

Also keep in mind that load and store architectures are register based. Most of the instructions involve manipulating one or more registers.

Assembly program (example 1)

```assembly
.data        ! variables
a: .word 0x42 ! a initialized to 0x42
b: .word 0x43 ! b initialized to 0x43
c: .word 0x44 ! c initialized to 0x44
d: .word 0x45 ! d initialized to 0x45

.text        ! Instructions a = (a+b) - (c-d)
start:       set a, %r1
            ld [%r1], %r2       ! $a$ --> %r2
            set b, %r1
            ld [%r1], %r3       ! $b$ --> %r3
            set c, %r1
            ld [%r1], %r4       ! $c$ --> %r4
            set d, %r1
            ld [%r1], %r5       ! $d$ --> %r5
            add %r2, %r3, %r2    ! $a+b$ --> %r2
            sub %r4, %r5, %r3    ! $c-d$ --> %r3
            sub %r2, %r3, %r2    ! $(a+b)-(c-d)$ --> %r2
            set a, %r1
            st %r2, [%r1]       ! $(a+b)-(c-d)$ --> a
end:         ta 0
```

SPARC register pool

- The assembly language we will learn is the assembly language of the SPARC V8 architecture (current V9)
- This is a RISC architecture with 32 integer registers. Each integer register holds 32-bits. The integer registers are called %r0 through %r31. In addition to the names %r0 through %r31, the integer registers have alternative names:
  - Global registers (%g0-%g7)
  - Output registers (%o0-%o7)
  - Local registers (%i0-%i7)
  - Input registers (%i0-%i7)
- Global registers are used for global variables:
  - %r0 is a special register that always holds the value 0 and cannot be modified
- Output registers are used for local data and arguments to/from subroutines:
  - %r14 (%sp, %a6) is the stack pointer
  - %r15 is the return address of the called subroutine
- Local registers are for general use (local variables)
- Input registers are used for argument passing from subroutines:
  - %r30 (%fp, %i6) is the frame pointer
  - %r31 is the subroutine return address

Directives

- The different sections of the program are marked with the following directives (also called pseudo-operations):
  - .text for the program code,
  - .data for the global writeable initialized data,
  - .bss for the global uninitialized data
  - .asciiz string, ... string
    Represents a sequence of bytes, initialized with the ASCII encoding of the strings, in sequence, without string terminators (.asciz adds \0)
  - .global label
    Makes a label global
  - .byte value1, ..., value
    Represents a sequence of bytes, initialized with the given data, in sequence. The values must fit within 8 bits each
  - .halfword value1, ..., value
    Represents a sequence of halfwords, initialized with the given data, in sequence. The values must fit within 16 bits each
  - .word value1, ..., value
    Represents a sequence of words, initialized with the given data, in sequence. The values must fit within 32 bits each
  - .include "file_name"
    Used to add additional definitions from other files
Basic instructions (1)

Program begin
- The beginning of a program is indicated with the `.text` directive. The accepted format is
  
  `.text
  start: first instruction
  second instruction
  ...

Program termination
- You should terminate their execution by executing the instruction `ta`. This is a trap instruction that calls the operating system with a request encoded in register `%g1`
  
  `end: ta 0`

Basic instructions (2)

load
- The load instruction brings a word from memory into a register
  
  `ld [%r2], %r3`

move
- The `mov` (move) instruction copies the contents of a register or a small integer into another register (this instruction is synthetic)
  
  `mov %r1, %r2`

store
- The store instruction copies the value in a register (a word) into a location in memory
  
  `st %r3, [%r2]`

add, sub
- The `add` and `sub` operators take three arguments: two operands, and a destination for the result. The operands can be either two registers or a register and a signed small constant (must fit in 13 bits)
  
  `add %r3, %r4, %r5`
  `sub %r3, 1, %r3`

null operation
- The `nop` operation skips a cycle without doing anything
  
  `nop`

Basic instructions (3)

signed and unsigned multiplication
- The integer multiplication operations multiply two 32-bit source values and produce a 64-bit result. The most significant 32 bits of the result are stored in the Y register (%y) and the remaining 32 bits are stored in one of the integer registers. The second operand can be a small integer
  
  `smul %r1, %r2, %r3`
  `umul %r1, 10, %r3`

signed and unsigned division
- The integer division operations divide a 32-bit value into a 64-bit value and produce a 32-bit result. The Y register provides the most significant 32 bits of the 64-bit dividend. One of the source values provides the least significant 32 bits, while the other provides the 32 bit divisor
  
  `sdiv %r1, %r2, %r3`
  `udiv %r1, 10, %r3`

null operation
- The `nop` operation skips a cycle without doing anything
  
  `nop`

Example 2

```
.data
a: .word 0x40
b: .word 0x0A
c: .word 0x04

.text
  start:
  set a, %r1
  ld [%r1], %r2
  set b, %r1
  ld [%r1], %r3
  set c, %r1
  ld [%r1], %r4
  smul %r2, %r3, %r2
  ! %r3 = (%y,%r1)/%r2
  sdiv %r1, %r2, %r3
  ! %r3 = (%y,%r1)/%r2
  udiv %r1, 10, %r3
  ! %r3 = (%y,%r1)/10

  end: ta 0
```
Example 3

.data
a2: .word 1
a1: .word 5
a0: .word 7
x: .word 9
y: .word 0

.text
/*y = (x-a2) * (x-a1) / (x-a0) */

start:
set x, %r1
ld [%r1], %r1
set a2, %r2
ld [%r2], %r2
set a1, %r3
ld [%r3], %r3
set a0, %r4
ld [%r4], %r4
set y, %r7
sub %r1, %r2, %r5 ! %r5 = (x-a2)
sub %r1, %r3, %r6 ! %r6 = (x-a1)
smul %r6, %r5, %r5 ! %r5 = %r5 * %r6
sub %r1, %r4, %r6 ! %r6 = (x - a0)
sdiv %r5, %r6, %r5 ! %r5 = %r5 / %r6
st %r5, [%r7] ! y = %r5
end: ta 0

Instruction pipelining

- To speed up the processing of instructions, most modern architectures use pipelining.
- In a non-pipeline architecture, there is one single instruction executed at any given time.
- In a pipelined architecture, an instruction is broken up into different parts and executed separately. At any given point in time there are several instructions being executed.
- In the SPARC architecture, a pipeline of depth 5.
  - 2 instructions concurrently being executed are visible:
    - %pc
    - %npc

Problems with pipelining

- Pipelining is a great idea but not as easy as it looks due to several problems (hazards).
- Hazard = when an instruction's stage in the pipeline is unable to execute during the current cycle. Hazards occur in several situations:
  1. (data) data dependencies: the data needed is not ready
  2. (structural) shared resources: the functional unit needed is currently being used
  3. (control) branches: we don’t know what instruction will be executed next
- Hazards result in stalls, i.e., delays in the pipeline.

Solving hazards

- Structural hazards are solved by replicating functional units so that there are always enough of them to perform all steps of the pipeline.
  - modern SPARC systems have 4 integer ALUs and 2 floating point ALUs (and a pipeline depth of 14).
- Data hazards are typically solved by:
  1. forwarding: a hardware technique whereby a pipeline stage can access the results of another pipeline stage (rather than waiting for the instruction to complete)
  2. code reordering: change the order of instructions to avoid data dependencies (this technique can be applied by the programmer or the compiler).

- Importance of code reordering:
- Accessing memory is much slower than accessing registers:
  - ld [%r2], %r3
  - add %r3, %r4, %r4
  - ld [%r1], %r5

- Stall, instruction is unable to continue
Branching hazards

- Branching creates its own set of problems with the pipeline:
  1. When we reach the branching instruction, we don't know the result, i.e., we don't know what instruction should be executed next.
  2. The pipeline is automatically filled with the next instruction, which will be executed anyway (%pc, %npc) ...
  3. ... but if we branch, the instruction executes is invalid (should not have been executed since the flow of control went somewhere else).
- The easiest solution is to include a nop after a branch instruction.

Branching in assembly language

- The SPARC architecture has a condition code (cc) register that can be used to test certain characteristics of the result of an operation. This special register has 4 bits:
  1. Z (Zero): set to 1 if the result was 0
  2. N (Negative): set to 1 if the result was negative
  3. C (Carry): carry bit of the MSB of the result
  4. V (Overflow): indicates whether the result was too big to fit in one register.
- Not all operations set these bits (special operations are needed): addcc, subcc, smulcc, sdivcc

While loop

- The while loop is a basic instruction in computer programs. It is important to implement it as efficiently as possible in assembly (the compiler does this implementation for you).
- The while loop in C:

```c
int temp; int x = 0; int y = 0x9; int z = 0x42;
temp = y; while( temp > 0 ) {
  x = x + z; temp = temp - 1;
}
```

- The while loop in assembly (version 1):

```assembly
.data /* While loop in assembly (version 1) */
x: .word 0
y: .word 0x9
z: .word 0x42
.text
start: set y, %r1
       ld [r1], %r2            ! %r2 = temp
       set z, %r1
       ld [r1], %r3            ! %r3 = z
       mov r0, r4            ! %r4 = x = 0
       add r2, 1, r2          ! set up for decrement
       ba test
       nop ! BRANCH DELAY SLOT
       top: add r4, r3, r4
            ! set up for decrement
            ! test the loop condition
            ! BRANCH DELAY SLOT
            test: subcc r2, 1, r2
                 ! temp - 1 -- > temp
                 by top
                 nop ! BRANCH DELAY SLOT
                 set x, %r1
                 st %r4, [x]        ! store x
end:  tu 0
```

- The while loop in assembly (version 2):

```assembly
.data /* While loop in assembly (version 2) */
x: .word 0
y: .word 0x9
z: .word 0x42
.text
start: set y, %r1
       ld [r1], %r2            ! %r2 = temp
       set z, %r1
       ld [r1], %r3            ! %r3 = z
       mov r0, r4            ! %r4 = x = 0
       add r2, 1, r2          ! set up for decrement
       top: subcc r2, 1, r2
            ! temp - 1 -- > temp
            by top
            nop ! BRANCH DELAY SLOT
            test: subcc r2, 1, r2
                 ! temp - 1 -- > temp
                 by top
                 nop ! BRANCH DELAY SLOT
                 set x, %r1
                 st %r4, [x]        ! store x
end:  tu 0
```

- Why does the code look so complicated?
  - The problem is that the instruction after the branch is always executed. Thus, this would not work:

```assembly
.top: subcc r2, 1, r2
       ! temp - 1 -- > temp
       by top
       nop ! BRANCH DELAY SLOT
       test: subcc r2, 1, r2
            ! temp - 1 -- > temp
            by top
            nop ! BRANCH DELAY SLOT
            set x, %r1
            st %r4, [x]        ! store x
end:  tu 0
```

- The addition takes place in the branch delay slot (good!!) but it happens one too many times (bad!!)
- To allow using the branch delay slot and yet avoid this problem, one can nullify (annul) the branch delay slot: if the branch is not taken, the instruction in the branch delay slot is "undone"
More on while loops

- When the condition is more complex (not simply a comparison with 0), we need an extra instruction:

```
cmp   register1, register2
cmp   register2, const.
/* cmp is synthetic */
subcc register1, register2, g0
subcc register2, const, g0
/* compare is implemented by subtracting the values with subcc and then checking the sign. Note that %r0 is register, it cannot be modified */
```

```
main () {
    int a = 0;
    int b = 3;
    while (a<17) {
        a = a + b;
    }
}
```

While loops with cmp

- First attempt

```
.data
a: .word 0
b: .word 3
global _main
.text
_main: set a, %r1
ld [％r1], %r2 ! %r2 = a
set b, %r1
ld [％r1], %r3 ! %r3 = b
loop: cmp %r2, 17 ! a>=17
    bg store
    nop !1. delay slot
    add %r2, %r3, %r2
    ba loop
    nop !2. delay slot
store: set a, %r1
    st %r2, [％r1]
end: ta 0
```

- Optimized version

```
.data
a: .word 8
b: .word 3
global _main
.text
_main: set a, %r1
ld [％r1], %r2
set b, %r1
ld [％r1], %r3
loop: cmp %r2, 17 ! a>=17
    bln,a loop
    add %r2, %r3, %r2
    ba loop
    store: set a, %r1
    st %r2, [%r1]
end: ta 0
```

do while loops

- The difference between while loops and do-while loops is that, in the latter, the loop is executed at least once;

```
main() {
    int a = 0;
    int b = 3;
    do {
        a = a + b;
    } while (a<17);
}
```

for loops

```
main() {
    int a = 0;
    int b = 3;
    int i;
    for(i=1; i<=15; i++) {
        a = a + b;
    }
}
```

```
main() {
    int a = 0;
    int b = 3;
    int i;
    int con = 15;
    for(i=1; i<=con; i++) {
        a = a + b;
    }
}
```

```
main() {
    int a = 0;
    int b = 3;
    int i;
    int con = 15;
    do {
        a = a + b;
        i++;
    } while(i<=con);
}
```
If-then-else

```c
if ((a + b) >= c) {
    a += b;
    c++;
    b, a else {
        a -= b;
        c--;
    }
    c += 10;
}
```

switch

- A switch statement involves a complex set of branching instructions
- It is implemented using a table. In the table, we put the different instructions for each case
- Since the cases must be integers (now you know why), we use the indexing variable to calculate where into the table we must branch to continue execution
- The important points to remember are:
  - default if no matching case is found
  - what to do in case of break

```c
switch (i) {
    case 1: i += 1;
    break;
    case 2: i += 2;
    break;
    case 15: i += 15;
    break;
    case 4: i += 4;
    break;
    case 6: i += 6;
    break;
    case 5: i += 5;
    break;
    default: i--;}
```

switch table

```c
.data
.align 4
table: .word L1,L2,L3,L4,L5,L6,L7,L8,L9
        .word L10,L11,L12,L13,L14,L15
.text
.align 4
start: set i, %r1
ld [%r1], %l0
ld [%r1], %o0 %o0 = i
cmp %o0, 1
bue default expression too small
cmp %o0, 1
bqu default !too large
nop
set table, %r1 !jump table
sll %r0, 2, %r0 !%r0 x 4 (words)
add %r1, %r0, %r0
!%r0 points to case in table
jmpl %o0, %g0 !transfer control
nop
```

L1: ba end !first case in jump table
    add %r0,1,%r0 !i++
L2: ba end
    add %r0,2,%r0 !i++ = 2
L15: add %r0,15,%r0 !i++ = 15; no break
L3: ba end
    add %r0,3,%r0 !i++ = 3
L4: .text
    add %r0,4,%r0 !i++ = 4; no break
L6: ba end
    add %r0,6,%r0 !i++ = 6
L5: ba end
    add %r0,5,%r0 !i++ = 5
L7: L8: ... !All other labels (lack of space in foil)
L13: L14: default: sub %r0, 1, %r0 !i--
end: ta 0